

12/13/99  
JC515 U.S. PTO

12-14-99  
A

jc690 U.S. PTO  
09/459703  
12/13/99

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Patent Application of: Kiran A. Padwekar  
Title: REPRODUCING SYSTEM EXECUTIONS  
Attorney Docket No.: 884.027US1

**PATENT APPLICATION TRANSMITTAL**

**BOX PATENT APPLICATION**

Assistant Commissioner for Patents  
Washington, D.C. 20231

We are transmitting herewith the following attached items and information (as indicated with an "X"):

- Utility Patent Application under 37 CFR § 1.53(b) comprising:  
 Specification ( 21 pgs, including claims numbered 1 through 23 and a 1 page Abstract).  
 Formal Drawing(s) ( 3 sheets).  
 Unsigned Combined Declaration and Power of Attorney ( 3 pgs).  
 Return postcard.

The filing fee (NOT ENCLOSED) will be calculated as follows:

	No. Filed	No. Extra	Rate	Fee
TOTAL CLAIMS	23 - 20 =	3	x 18 =	\$54.00
INDEPENDENT CLAIMS	6 - 3 =	3	x 78 =	\$234.00
[ ] MULTIPLE DEPENDENT CLAIMS PRESENTED				\$0.00
BASIC FEE				\$760.00
				<b>\$1,048.00</b>

**THE FILING FEE WILL BE PAID UPON RECEIPT OF THE NOTICE TO FILE MISSING PARTS.**

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

By: Gregory J. Adams  
Atty: Gregory J. Adams  
Reg. No. 44,494

**Customer Number 21186**

"Express Mail" mailing label number: EL505994554US

Date of Deposit: December 13, 1999

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

By: Chris Hammond

Signature: Chris Hammond

UNITED STATES PATENT APPLICATION

**REPRODUCING SYSTEM EXECUTIONS**

**INVENTOR**

**Kiran A. Padwekar**  
of Santa Clara, CA, USA

Schwegman, Lundberg, Woessner, & Kluth, P.A.  
1600 TCF Tower  
121 South Eighth Street  
Minneapolis, Minnesota 55402  
ATTORNEY DOCKET: SLWK 00884.027US1  
Client Reference: P5472

## REPRODUCING SYSTEM EXECUTIONS

### **Field of the Invention**

5        The present invention is related to processing systems, and more particularly to reproducing any arbitrary system execution on a processor.

### **Background Information**

10      Processing systems are continually designed with improved speed and capabilities compared to earlier designs. This results in complex processors with ever increasing instruction sets, registers, and caches. As the complexity of processors goes up, the amount of testing and debugging that is performed to maintain a reliable processing system increases. This testing and debugging is also performed to improve the speed and efficiency of code executed on the processing system.

15      A significant amount of debugging and performance enhancement is done before a processor can successfully be brought on the market. As the amount of debugging needed increases, the time before the finished product can be brought on the market increases. That precious time can be quite long with the current debugging methods.

20      The current debugging is tedious and time consuming. Testing hardware is usually required and is connected to the processor and puts the processor in a testing mode. Generally, a single instruction is executed and the results of that single execution are analyzed. The result of the execution is then compared to the expected results. For example, if the single instruction was to add "2 + 2" and put the result in a register and the instruction puts "6" in the register, an error has occurred. If the instruction puts "4" 25 in the register, than an error has not occurred. Care is taken in selecting instructions to test the various aspects of the processor because only a limited number of instructions can feasibly be performed. Also, a user may be required to manually perform the testing and check for errors.

30      For relatively simple processors, only testing one instruction at a time may be sufficient for testing the processors. However, for more complex processors, only testing only one instruction at a time may not be sufficient to adequately test the

processors. To execute more than one instruction or test instruction, each instruction must be loaded, executed and unloaded and then repeated for the next instruction. This “stepping through” can be time consuming for complicated tasks or large number of instructions. Further, additional tasks may need to be performed in between executing each instruction to analyze information and results of executing the instruction.

Furthermore, testing one instruction at a time does not allow for reproducing system level executions. A system level execution or system execution is any set of instructions executed on a processor. A system execution is some part or execution of a program or process on a processor. The system execution may be some part of an execution of a wordprocessor or an input output operation such as a file open command. Each system level execution can encompass a large number of instructions or code which prevents testing one instruction at a time from adequately testing them. It is important that programs execute properly in processing systems. Replaying system executions can allow hard to detect errors to be found in software and in processors or hardware. Additionally, replaying system executions can identify ways to design processing systems so that software can be executed faster.

The testing of system level executions may need to be repeated a significant number of times to adequately identify errors. Additionally, testing of system level executions may need to be restarted at different points in the code or certain parts of the code may need to tested.

Analyzing the information or results of an execution of an instruction can also be problematic with the current art of testing. The effect of one execution needs to be analyzed prior to executing another instruction. Furthermore, the current probe modes fail to provide access to many processing system components such as the system registers and memory. Thus, the results of executing a system execution may not be seen and errors in the processor may not be detected.

The present invention addresses these and other issues associated with replaying system executions.

## **Summary of the Invention**

One embodiment of the invention is a system. The system includes a storage element, a memory hierarchy and a processor. The memory hierarchy is coupled to the storage element. The processor is coupled to the memory hierarchy. The processor executes instructions from the memory hierarchy. A replay handler is loaded into the memory hierarchy. The replay handler is executed for replaying at least one execution.

5 One embodiment of the invention is a method for relaying executions. Normal execution of a processor is interrupted. A replay/restart kernel is loaded. At least one execution is replayed. Normal execution of the processor is resumed.

10 Other systems and methods are disclosed.

## **Brief Description of the Drawings**

Figure 1 is a block diagram of a system according to an embodiment of the invention;

15 Figure 2 is a block diagram of a system according to an embodiment of the invention;

Figure 3 is a flow chart of a method according to an embodiment of the invention; and

20 Figure 4 is a block diagram of a computer system with which embodiments of the invention may be used.

## **Detailed Description**

The following discussion sets forth numerous specific details to provide a thorough understanding of the invention. However, those of ordinary skill in the art, having benefit of this disclosure, will appreciate that the invention may be practiced without these specific details. In addition, various well known methods, procedures, components, and circuits have not been described in detail in order to focus attention on the features of the present invention.

30 Embodiments of the present invention permit replaying and reproducing any arbitrary system execution. Thus, processors of single or multi processor systems can

be tested by replaying and reproducing system executions in a probe mode. As stated earlier, a system level execution or system execution is any set of instructions executed on a processor. A system execution is some part or execution of a program or process on a processor. The system execution may be some part of an execution of a wordprocessor or an input output operation such as a file open command.

Referring to Figure 1, a system 100 for reproducing executions according to one embodiment of the invention is disclosed. The system 100 includes a storage element 101, a memory hierarchy 102, a system bus 103, and a processor 104. The storage element 101 can be any device capable of storing data. For example, the storage element can be dynamic memory or a hard drive. The storage element 101 can be physically located away from the other elements of the system.

The memory hierarchy 102 can be an amount of dynamic ram, cache memory, a linear array, or virtual memory. For example, the memory hierarchy can be an instruction cache on the processor chip.

The system bus 103 can be a single bus or a combination of multiple buses. System bus 103 provides communication links between components. The system bus is coupled to the storage element 101, the memory hierarchy 102 and the processor 104. The system bus 103 may be coupled to other system components such as other memory hierarchies, peripheral devices and other processors in the computer system.

The processor 104 can be any type of processor. The processor 104 may be compatible with, but is not limited to, processors such as an Intel® architecture processor, manufactured by Intel Corporation of Santa Clara, California, the assignee of the present invention. The processor 104 can use 32 bit instructions or 64 bit instructions. The processor 104 may be pipelined. The processor 104 executes code from the memory hierarchy 102. The processor 104 may be one of a number of processors in a computer system.

To reproduce system executions on the processor 104, the processor 104 is brought into a replay state from a normal state. The normal state is simply the state the processor is in when it is operating and processing normally. The replay state is a state where test instructions or code of executions can be executed and monitored. To cause

the processor 104 to enter the replay state, a replay break or signal is generated. The break or signal can be generated a number of ways and may be generated similar to other interrupts or breaks in a computer system. The break may be generated by the processor 104 encountering a break instruction or by a hardware event such as connecting to or asserting a pin of the processor.

On receiving the replay break, the current processes executing on the processor 104 are stopped or halted. If the processor 104 is pipelined, the pipeline of the processor is stalled or flushed as needed and the contents and status of the stages may be saved to the storage element. The contents of the memory hierarchy 102, also known as the original code, are saved to the storage element. Further, minimal state information may be saved to or stored on the storage element. The minimal state information is the information necessary to resume execution of the processes that were interrupted. For example, the minimal state information can include an instruction pointer so that when the normal state is resumed, processes can be restarted at the appropriate instruction.

Additionally, timers and counters are disabled. After the current information, which includes the contents and status of the flushed stages, the original code and the minimal state information, is saved, a replay handler is loaded into the memory hierarchy. The replay handler can be loaded from another device such as system memory, a separate computer system or other peripheral device.

The replay break operates similar to other interrupts or breaks that occur in typical computer systems. However, the replay break causes the processor to 104 to execute the replay handler that has been loaded into the memory hierarchy 102. After the replay handler has been loaded into the instruction cache, the processor is in the replay state and the replay handler is executed.

The replay handler may be generated by a user or according to user specifications and contains code that, when executed, allows executions to be reproduced and replayed. The replay handler may also be called a replay/restart kernel (RRK). The replay handler also monitors the architectural state and can access the content and status of registers, memories, and other components. The initial architectural state is also known as a replay state. The replay state or architectural state

may include a functional state and a performance state. The functional state information such as architectural registers and model specific registers. This functional state may include hidden state information necessary for functionality. The performance state or steady state includes all the state information that remains after draining all the pipelines  
5 that is significant for performance and includes information on caches and structures such as an instruction cache or data cache, translation look aside buffer (TLB) hierarchy, and branch prediction structures. The replay handler may also store the architectural state to a storage device or some other device so that the architectural state may be reviewed or analyzed at a later time. The replay handler may contain the code  
10 of the execution(s) to be replayed or the replay handler may dynamically load executions from into the memory hierarchy and cause those executions to be executed. The dynamically loaded executions may have been stored at a location or they may be dynamically generated by a user. Additionally, the dynamically loaded executions may be generated by another processor or computer system. Other similar embodiments  
15 may use other methods of loading and determining executions to be executed.

The replay handler may keep track of the processor clock cycles and system bus cycles that pass after the break to allow normal execution to be resumed synchronously. For example, there may be 4 clock cycles for each bus cycle or a bus cycle every 4 clock cycles. Generally, a system bus operates at a lower frequency clock than a  
20 processor. The replay handler may delay exiting the replay state a determined number of cycles so that execution is resumed at the appropriate time. For example, normal execution may have been interrupted 1 clock cycle before a bus cycle and may be resumed 1 clock cycle before a bus cycle so that interrupted processes are resumed without knowledge of their being interrupted. Synchronous execution is when the  
25 clock cycle and bus cycle are related such that at regular intervals they occur simultaneously. Alternately, the replay state is exited when the system bus clock coincides with the processor clock.

A way to access the state information is by utilizing a control register access bus (CRAB). The CRAB permits access to most or all registers in the processor and to  
30 other components of the system. The CRAB is separate from other system busses and

may access contents and status of registers and other components of the computer system without interrupting processing.

The executions to be reproduced or replayed may be generated or determined a number of ways. Trace hardware or software may be used to generate an execution to be replayed by tracing or recording a program execution. Tagging may also be used. Programs or applications may be executed and analyzed for highly repeated executions. Thus, the highly repeated executions may be analyzed to increase performance of the processor 104.

There can be one or more executions to be reproduced or replayed by the replay handler. The replay handler may replay each execution a number of times and compare the results of each executions. Furthermore, the results may be compared with expected results or the results may be compared with results from replaying the execution on a different processor. It may be desirable when replaying executions to have system calls return the same result in each replay of the execution so the execution behavior can be analyzed easier. For example, a system call that requests the time of day may get the same response for the time of day for a hundred replays including that system call so that each execution may be compared easier.

The replay handler may have a predetermined number of replays for each execution. Alternately, the replay handler may dynamically determine the number of replays for each execution. Or, the replay handler may communicate with a user or separate computer system to determine the number of replays. Additionally, the replay handler may modify the starting and stopping points of replays. For example, the replay handler may modify the starting point to be the 58th instruction of the system execution instead of the first instruction of the system execution.

After the executions have completed being replayed and reproduced, the processor 104 exits replay mode and returns to normal mode. The pipeline of the processor 104 may then be stalled. Replay mode is exited by reloading the memory hierarchy with the original code, reinserting contents of previously flushed stages with their original information, and resuming execution of processes that were stopped or halted. In one embodiment, a stalled pipeline is not released until the system bus clock

coincides with the processor clock. The minimal state information may be utilized to resume execution. Disabled timers and counters may be enabled.

Figure 2 discloses a system for reproducing executions according to one embodiment of the invention. The system includes a storage element 201, a memory hierarchy 202, a system bus 203, a processor 204, a port 205, trace hardware 206 and a host system 207. The storage element 201 can be any device capable of storing data. For example, the storage element can be dynamic memory or a hard drive. The storage element 201 can be physically located away from the other elements of the system.

The memory hierarchy 202 can be an amount of dynamic ram, cache memory, a linear array, or virtual memory. For example, the memory hierarchy can be an instruction cache on the processor chip.

The system bus 203 can be a single bus or a combination of multiple buses. System bus 203 provides communication links between components. The system bus is coupled to the storage element 201, the memory hierarchy 202 and the processor 204. The system bus 203 may be coupled to other system components such as other memory hierarchies, peripheral devices and other processors in the computer system.

The processor 204 can be any type of processor. The processor 404 may be compatible with, but is not limited to, processors such as an Intel® architecture processor, manufactured by Intel Corporation of Santa Clara, California, the assignee of the present invention. The processor 204 can use 32 bit instructions or 64 bit instructions. The processor 204 may be pipelined. The processor 204 executes code from the memory hierarchy 202. The processor 204 may be one of a number of processors in a computer system.

The port 205 is coupled to the system bus 203 and the host system 207. The port 205 may also be coupled to the storage element 201, the memory hierarchy 202, the processor 204 and trace hardware 206. The port 205 may also be known as a terminal access port. Generally, the port 205 provides an interface between the host system 207 and the system bus 203. The port 205 can be any type of interface such as but not limited to a serial interface and a universal serial bus (USB) interface. Additionally, the

port 205 may be a network interface and allow connection to a host system 207 located across a network such as the Internet.

The trace hardware 206 is coupled to the system bus 203. The trace hardware can monitor most or all pins of the processor 204. The trace hardware may send this information to the host system 207. The trace hardware 206 may also be coupled to the host system 207. Additionally, the trace hardware 206 may gather state information including but not limited to contents and status of registers, system memory and other components. The trace hardware may send this state information to the host system 207.

The host system 207 may be a computer system or other electronic device. The host system controls the replaying of executions. The host system may initiate or end testing or replaying of executions. Software may be running on the host system 207 and the software may be controlling testing. Additionally, a user may use the host system to modify testing and replaying of code. The host system generates the replay handler in this embodiment and stores it on the host system. The host system 207 may be able to analyze and compare information obtained by replaying the various executions. The host system may be coupled to other processor based systems to replay executions on the other processor based systems.

To reproduce system executions on the processor 204, the processor 204 is brought into a replay state from a normal state. The normal state is simply the state the processor is in when it is operating and processing normally. The replay state is a state where test instructions or code of executions can be executed and monitored. To cause the processor 204 to enter the replay state, a replay break or signal is generated. The break or signal can be generated by the host system 207.

On receiving the replay break, the current processes executing on the processor 204 are stopped or halted. If the processor 204 is pipelined, the pipeline of the processor is stalled or flushed as needed and the contents and status of the stages may be saved to the storage element. The contents of the memory hierarchy 202, also known as the original code, are saved to the storage element. Alternately, the original code may be saved or stored to the host system 207. Other buffers in the system may be drained

or emptied. Further, minimal state information may be saved to or stored to the host system 207. The minimal state information is the information necessary to resume execution of the processes that were interrupted. For example, the minimal state information can include an instruction pointer so that when the normal state is resumed, processes can be restarted at the appropriate instruction. Additionally, timers and counters are disabled. After the current information, which includes the contents and status of the flushed stages, the original code and the minimal state information, is saved, a replay handler is loaded into the memory hierarchy. The replay handler is loaded from the host system 207.

The replay break operates similar to other interrupts or breaks that occur in typical computer systems. However, the replay break causes the processor to 204 to execute the replay handler that has been loaded into the memory hierarchy 202. After the replay handler has been loaded into the instruction cache, the processor is in the replay state and the replay handler is executed.

The replay handler may be generated by the host system 207 and contains code that, when executed, allows executions to be reproduced and replayed. The replay handler may also be called a replay/restart kernel (RRK). The replay handler also monitors the architectural state and can access the content and status of registers, memories, and other components. The initial architectural state is also known as a replay state. The replay state or architectural state may include a functional state and a performance state. The functional state information such as architectural registers and model specific registers. This functional state may include hidden state information necessary for functionality. The performance state or steady state includes all the state information that remains after draining all the pipelines that is significant for performance and includes information on caches and structures such as an instruction cache or data cache, translation look aside buffer (TLB) hierarchy, and branch prediction structures. The replay handler may also store the architectural state to a storage device or some other device so that the architectural state may be reviewed or analyzed at a later time. The replay handler may contain the code of the execution(s) to be replayed or the replay handler may dynamically load executions from into the

memory hierarchy and cause those executions to be executed. The dynamically loaded executions may have been stored at a location or they may be dynamically generated by a user. Additionally, the dynamically loaded executions may be generated by another processor or computer system. Other similar embodiments may use other methods of loading and determining executions to be executed.

A way to access the state information is by utilizing a control register access bus (CRAB). The CRAB permits access to most or all registers in the processor and to other components of the system. The CRAB is separate from other system busses and may access contents and status of registers and other components of the computer system without interrupting processing.

The executions to be reproduced or replayed may be generated or determined a number of ways. Trace hardware or software may be used to generate an execution to be replayed by tracing or recording a program execution. Tagging may also be used. Programs or applications may be executed and analyzed for highly repeated executions. Thus, the highly repeated executions may be analyzed to increase performance of the processor 204.

There can be one or more executions to be reproduced or replayed by the replay handler. The replay handler may replay each execution a number of times and compare the results of each executions. Furthermore, the results may be compared with expected results or the results may be compared with results from replaying the execution on a different processor. It may be desirable when replaying executions to have system calls return the same result in each replay of the execution so the execution behavior can be analyzed easier. For example, a system call that requests the time of day may get the same response for the time of day for a hundred replays including that system call so that executions may be compared to each other more easily.

The replay handler may have a predetermined number of replays for each execution. Alternately, the replay handler may dynamically determine the number of replays for each execution. The host system 207 is able to communicate with the replay handler and may command the replay handler to replay executions that the host system

207 designates. Additionally, the replay handler may modify the starting and stopping points of replays.

After the executions have completed being replayed and reproduced, the processor 204 exits replay mode and returns to normal mode. Replay mode is exited by  
5 reloading the memory hierarchy with the original code, reinserting contents of previously flushed stages with their original information, and resuming execution of processes that were stopped or halted. The minimal state information may be utilized to resume execution. Disabled timers and counters may be enabled.

Referring to Figure 3, a method for replaying executions on a processor  
10 according to one embodiment of the invention is disclosed. The processor may be compatible with, but is not limited to, processors such as an Intel® architecture processor, manufactured by Intel Corporation of Santa Clara, California, the assignee of the present invention. For this embodiment, the processor may use a 32 bit instruction set or a 64 bit instruction set. The processor may be pipelined. The processor is part of  
15 a computer system that may contain other processors. The processor executes instructions located in an instruction cache.

One or more system executions are generated 301. The system executions may be generated by utilizing tracing hardware or software to trace an execution of a program or application. A system execution or execution is one execution of a program.  
20 The execution may only be a part of the total execution of that program. Alternately, a user may generate a series of instructions to simulate an execution.

The execution of the processor is stopped in response to a replay break 302. The processor is not required to be in any special mode to receive the replay break. The replay break can be a break, signal or interrupt. The replay break acts similar to a  
25 normal interrupt or exception. When normal interrupts occur, execution breaks or transfers to a interrupt handler which is usually located in system memory. However, the replay break causes the processor to enter replay and causes original code in an instruction cache to be saved 303, a replay handler to be loaded into the instruction cache 304 and the replay handler is executed. The replay break signal can be generated  
30 any number of ways such as by asserting a pin on the processor or by setting a

breakpoint in an instruction. The original code from the instruction cache can be saved to a storage unit. In another embodiment, a memory hierarchy can be used in place of the instruction cache. The memory hierarchy is any device capable of storing code such as cache, dynamic memory, or virtual memory. The original code is code that was in  
5 the instruction cache or memory hierarchy at the time the replay break occurred.

Additionally, some state information including but not limited to information such as an instruction pointer and register contents is saved. The state information allows resuming normal execution after testing is complete. The storage unit can be any device capable of storing code. For example, the storage unit could be a hard drive or dynamic  
10 memory.

The computer system the processor is in is permitted to reach a steady state. This may include allowing a pipeline to drain, allowing buffers to drain, or stalling a pipeline.

The processor runs or executes the replay handler 305. The replay handler includes code that can be executed to allow access to architectural state information of the processor known as a replay state. The architectural state information generally includes the contents and status of all registers, memories, caches, and busses in the computer system. The replay handler may also be called a replay/restart kernel (RRK).

One way that the replay handler may access the state information is by utilizing a control register access bus (CRAB). The CRAB is a special bus that connects to most or all registers and memory and permits access to those components and is separate from other system buses. Thus, the replay handler may access most or all state information.

The replay handler may include the code for the executions or the replay handler may load the code for the executions from another device. The replay handler causes replays of executions 306 to be performed on the processor. The replay state may be monitored and stored as replay state information while the executions are executed. The replay state information can be used to determine if the processor has committed an error or can be used to measure performance. The replay information can be compared  
25 to expected values to see if an error has occurred. The replay information may be saved  
30

to another device or location so that it may be analyzed and processed further at a later timer. Further, the replay information may be compared to results of other executions of to compare the results.

After the test code has been executed, the replay handler loads the original code  
5 into the instruction cache 307. The replay handler may also update registers with the state information required for resuming normal processing. The processor exits replay and resumes normal processing 308. Processes that were running or executing on the processor prior to entering replay may not even be aware that their execution was interrupted.

10 In another embodiment, the method further includes loading a system execution loader into the instruction cache. The system execution loader can be executed during replay to executions to be loaded to the instruction cache and unloaded from the instruction cache. The loader permits replaying executions which would not fit into the instruction cache.

15 The loader can load instructions not yet executed by swapping executed instructions or code with unexecuted instructions or code stored at another location.

In another embodiment where the processor is a pipelined processor, the method includes saving instructions or code located in the pipeline and flushing or stalling the pipeline prior to entering replay. Generally, a pipeline has a number of stages and each stage can contain an instruction or other information. A flush causes a number of stages of the pipeline to be flushed. The range of stages to be flushed are designated in a flush signal and only those stages are flushed or emptied. For example a flush signal to flush stages 1-3 of a 5 stage pipeline would flush stages or latches 1-3 and leave the 4-5 stages as they were. A stall is similar to a flush and causes a number of stages of a pipeline to be stalled. A stall signal specifies a range of stages to be stalled and only those stages are stalled. The contents of the stalled stages remain the same until the stall signal is ended or another signal signals that the stall is over. While in replay, the instructions of the executions can be inserted into the pipeline at an appropriate stage and executed. The pipeline may be flushed and stalled as necessary on or prior to  
20 exiting the replay stage. On exiting replay, flushed stages can have their original code  
25

or information inserted and stalled stages can be released to allow normal execution to resume.

Figure 4 is a block diagram of one embodiment of a computer system 400 that is suitable for implementing the present invention. The disclosed embodiment of  
5 computer system 400 includes a plurality of processors 410 that are coupled to system logic 430 through a processor bus 420. A system memory 440 is coupled to system logic 120 through bus 450. A non-volatile memory 470 and one or more peripheral devices 480(1)-480(j) (collectively, devices 480) are coupled to system logic 430 through peripheral bus 460. Peripheral bus 460 represents, for example, one or more  
10 peripheral component interconnect (PCI) buses, industry standard architecture (ISA) buses, extended ISA (EISA) buses, and comparable peripheral buses. Non-volatile memory 470 may be a static memory device such as a read only memory (ROM) or flash memory. Peripheral devices 480 include, for example, a keyboard, mouse or other pointing devices, mass storage devices such as hard drives and digital video discs  
15 (DVD), a display, and the like. These devices, together with system logic 430 define the computing platform for system 400.

For the disclosed embodiment of system 400, processors 410 may execute code or routines stored in system memory 440. The processor also executes code from the non-volatile memory 470. Additionally, the processor may execute code from an  
20 instruction cache.

The various embodiments provide a number of advantages over the prior art. By allowing executions to be replayed and reproduced while monitoring them, processors can be redesigned and enhanced. Further, processors can be made more reliable.  
Additionally, allowing access to and storing state information permits valuable  
25 analyzing of state information. By utilizing ports to transfer state information, state information may be transferred quickly and easily to other devices.

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present  
30

invention. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.

© 2023 Cengage Learning

What is claimed is:

- 1 1. A system comprising:
  - 2 a storage element;
  - 3 a memory hierarchy coupled to the storage element;
  - 4 a processor coupled to the memory hierarchy, wherein the processor executes
  - 5 instructions from the memory hierarchy and a replay handler is loaded into the memory
  - 6 hierarchy and the processor executes the replay handler for replaying at least one
  - 7 execution.
- 1 2. The system of claim 1 wherein the memory hierarchy is an instruction cache.
- 1 3. The system of claim 1 wherein the the replay handler is loaded into the memory
- 2 hierarchy in response to a signal.
- 1 4. The system of claim 1 wherein the replay handler includes the at least on
- 2 execution.
- 1 5. The system of claim 1 wherein the replay handler loads the at least one
- 2 execution into the memory hierarchy from an external device.
- 1 6. A system for replaying executions comprising:
  - 2 a storage element;
  - 3 a memory hierarchy coupled to the storage element;
  - 4 a system bus coupled to the memory hierarchy;
  - 5 a processor coupled to the system bus, wherein the processor executes instructions from
  - 6 the memory hierarchy and wherein on a break, the processor reaches a steady state,
  - 7 transfers original code of the memory hierarchy to the storage element, loads a replay
  - 8 handler into the memory hierarchy and the processor executes the replay handler to
  - 9 replay at least one execution.

1   7.     The system of claim 6 wherein the original code is loaded into the memory  
2   hierarchy after the at least one execution has been replayed.

1   8.     The system of claim 6 further comprising a system memory and wherein the  
2   storage element is a location in the system memory.

1   9.     The system of claim 6 wherein the storage element is a hard drive.

1   10.    A system comprising:  
2        a memory hierarchy;  
3        a processor coupled to the memory hierarchy wherein the processor executes  
4   instructions from the memory hierarchy;  
5        a port coupled to the processor and memory hierarchy;  
6        a host system coupled to the port; and  
7        wherein the host system generates a replay handler, generates at least one  
8   execution and generates a signal for replaying the at least one execution.

1   11.    The system of claim 10 wherein on the signal, original code of the memory  
2   hierarchy is saved, the replay handler is loaded into the memory hierarchy from the host  
3   system through the port, and the replay handler is executed by the processor.

1   12.    The system of claim 11 wherein on the replay handler being executed, the replay  
2   handler is modifiable by the host system.

1   13.    The system of claim 12 wherein the replay handler is modified to alter starting  
2   and stopping points of one of the at least one executions.

1   14.    The system of claim 10 wherein a replay state is sent to the host system through  
2   the port.

- 1 15. The system of claim 10, wherein the port is a network interface.
- 1 16. The system of claim 10, wherein the port is a serial interface.
- 1 17. A method for replaying executions comprising:  
2 interrupting normal processor execution;  
3 loading a replay/restart kernel;  
4 replaying at least one execution; and  
5 resuming normal executions.
- 1 18. The method of claim 17 further comprising generating the at least one execution.
- 1 19. The method of claim 18 further comprising accessing state information.
- 1 20. A method comprising:  
2 interrupting processes executing on a processor;  
3 storing minimal state information sufficient to later resume the interrupted  
4 processes;  
5 storing original code of an instruction cache;  
6 loading a replay handler into the instruction cache;  
7 branching execution of the processor to the replay handler;  
8 replaying a system execution a number of times from a starting point to a  
9 stopping point while monitoring state information;  
10 loading the original code into the instruction cache; and  
11 resuming interrupted processes utilizing the minimal state information.
- 1 21. The method of claim 20 further comprising:  
2 modifying the number of times, the starting point and the stopping point by a  
3 user.

- 1    22.    The method of claim 20 further comprising:  
2            generating the system execution by tracing an execution of a program.
- 1    23.    A computer readable medium containing computer instructions for instructing a  
2 processor to perform a method of:  
3            generating at least one execution;  
4            interrupting normal processing;  
5            loading a replay handler;  
6            replaying at least one execution;  
7            accessing state information;  
8            storing state information; and  
9            resuming normal processing.



## Abstract of the Disclosure

Methods and systems for replaying arbitrary system executions are disclosed. A system includes a storage element, a memory hierarchy and a processor. The memory hierarchy is coupled to the storage element. The processor is coupled to the memory hierarchy. The processor executes instructions from the memory hierarchy. A replay handler is loaded into the memory hierarchy. The replay handler is executed for replaying at least one execution. In another embodiment, a method for replaying executions is disclosed. Normal execution of a processor is interrupted. A replay/restart kernel is loaded. At least one execution is replayed. Normal execution of the processor is resumed.

5

10

"Express Mail" mailing label number: E1505994554US  
Date of Deposit December 13, 1999  
I hereby certify that this paper or fee is being deposited with the  
United States Postal Service "Express Mail Post Office to Addressee"  
service under 37 CFR 1.10 on the date indicated above and is  
addressed to the Assistant Commissioner for Patents  
Washington, D.C. 20231  
Printed Name Chris Hammond  
Signature Chris Hammond







FIG. 3

**FIG. 4**



SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

# United States Patent Application

## COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that

I verily believe I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: **REPRODUCING SYSTEM EXECUTIONS.**

The specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with 37 C.F.R. § 1.56 (attached hereto). I also acknowledge my duty to disclose all information known to be material to patentability which became available between a filing date of a prior application and the national or PCT international filing date in the event this is a Continuation-In-Part application in accordance with 37 C.F.R. §1.63(e).

I hereby claim foreign priority benefits under 35 U.S.C. §119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on the basis of which priority is claimed:

**No such claim for priority is being made at this time.**

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below:

**No such claim for priority is being made at this time.**

I hereby claim the benefit under 35 U.S.C. § 120 or 365(c) of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose material information as defined in 37 C.F.R. § 1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application:

**No such claim for priority is being made at this time.**

I hereby appoint the following attorney(s) and/or patent agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith:

Adams, Gregory J.	Reg. No. 44,494	Huebsch, Joseph C.	Reg. No. 42,673	Nelson, Albin J.	Reg. No. 28,650
Anglin, J. Michael	Reg. No. 24,916	Jurkovich, Patti J.	Reg. No. 44,813	Nielsen, Walter W	Reg. No. 25,539
Bianchi, Timothy E.	Reg. No. 39,610	Kalis, Janal M	Reg. No. 37,650	Oh, Allen J.	Reg. No. 42,047
Billion, Richard E.	Reg. No. 32,836	Kaufmann, John D.	Reg. No. 24,017	Padys, Danny J.	Reg. No. 35,635
Black, David W	Reg. No. 42,331	Klima-Silberg, Catherine I	Reg. No. 40,052	Peacock, Gregg A	Reg. No. 45,001
Brennan, Leoniede M.	Reg. No. 35,832	Kluth, Daniel J	Reg. No. 32,146	Perdok, Monique M.	Reg. No. 42,989
Brennan, Thomas F	Reg. No. 35,075	Lacy, Rodney L.	Reg. No. 41,136	Polglaze, Daniel J.	Reg. No. 39,801
Brooks, Edward J., III	Reg. No. 40,925	Leffert, Thomas W.	Reg. No. 40,697	Prout, William F.	Reg. No. 33,995
Chu, Dinh C.P.	Reg. No. 41,676	Lemaire, Charles A.	Reg. No. 36,198	Schumm, Sherry W.	Reg. No. 39,422
Clark, Barbara J.	Reg. No. 38,107	Litman, Mark A.	Reg. No. 26,390	Schwegman, Micheal L	Reg. No. 25,816
Dahl, John M	Reg. No. 44,639	Lundberg, Steven W.	Reg. No. 30,568	Sieffert, Kent J.	Reg. No. 41,312
Drake, Eduardo E	Reg. No. 40,594	Mack, Lisa K.	Reg. No. 42,825	Slifer, Russell D.	Reg. No. 39,838
Eliseeva, Maria M.	Reg. No. 43,328	Maki, Peter C	Reg. No. 42,832	Smith, Michael G.	Reg. No. P-45,368
Embreton, Janet E.	Reg. No. 39,665	Malen, Peter L	Reg. No. 44,894	Steffey, Charles E.	Reg. No. 25,179
Fogg, David N.	Reg. No. 35,138	Mates, Robert E.	Reg. No. 35,271	Terry, Kathleen R.	Reg. No. 31,884
Fordenbacher, Paul J.	Reg. No. 42,546	McCrackin, Ann M.	Reg. No. 42,858	Viksnins, Ann S.	Reg. No. 37,748
Forrest, Bradley A	Reg. No. 30,837	Nama, Kash	Reg. No. 44,255	Woessner, Warren D.	Reg. No. 30,440
Harris, Robert J.	Reg. No. 37,346				

I hereby authorize them to act and rely on instructions from and communicate directly with the person/assignee/attorney/firm/organization/who/which first sends/sent this case to them and by whom/which I hereby declare that I have consented after full disclosure to be represented unless/until I instruct Schwegman, Lundberg, Woessner & Kluth, P.A. to the contrary.

Please direct all correspondence in this case to **Schwegman, Lundberg, Woessner & Kluth, P.A.** at the address indicated below:

**P.O. Box 2938, Minneapolis, MN 55402**

**Telephone No. (612)373-6900**

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of sole inventor :

**Kiran A. Padwekar**

Citizenship:

**United States of America**

Residence: **Santa Clara, CA**

Post Office Address:

1520 Vista Club Circle #203  
Santa Clara, CA 95054

Signature: \_\_\_\_\_

Kiran A. Padwekar

Date: \_\_\_\_\_

Full Name of inventor:

Citizenship:

Residence:

Post Office Address:

Signature: \_\_\_\_\_

Date: \_\_\_\_\_

§ 1.56 Duty to disclose information material to patentability.

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is canceled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) the closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) It refutes, or is inconsistent with, a position the applicant takes in:
  - (i) Opposing an argument of unpatentability relied on by the Office, or
  - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- (c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:
- (1) Each inventor named in the application;
  - (2) Each attorney or agent who prepares or prosecutes the application; and
  - (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.